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Parallel FPGA Router using Sub-Gradient method
and Steiner tree
Rohit Agrawal, Chin Hau Hoo, Kapil Ahuja, and Akash Kumar
Abstract—In the FPGA (Field Programmable Gate Arrays)
design flow, one of the most time-consuming step is the routing
of nets. Therefore, there is a need to accelerate it. In [2],
the authors have developed a Linear Programming (LP) based
framework that parallelizes this routing process to achieve signif-
icant speedups (the resulting algorithm is termed as ParaLaR).
However, this approach has certain weaknesses. Namely, the
constraints violation by the solution and a local minima that
could be improved. We address these two issues here.
In this paper, we use the LP framework of [2] and solve it
using the Primal-Dual sub-gradient method that better exploits
the problem properties. We also propose a better way to update
the size of the step taken by this iterative algorithm. We perform
experiments on a set of standard benchmarks, where we show
that our algorithm outperforms the standard existing algorithms
(VPR [1] and ParaLaR).
We achieve upto 22% improvement in the constraints violation
and the standard metric of the minimum channel width when
compared with ParaLaR (which is same as in VPR). We achieve
about 20% savings in another standard metric of the total wire
length (when compared with VPR), which is the same as for
ParaLaR. Hence, our algorithm achieves minimum value for
all the three parameters. Also, the critical path delay for our
algorithm is almost same as compared to VPR and ParaLaR.
On an average, we achieve relative speedups of 3 times when we
run a parallel version of our algorithm using 4 threads.
Index Terms—FPGA, Lagrange relaxation multipliers, sub-
gradient, Steiner tree.
I. INTRODUCTION
A
ccording to the Moore’s law, the number of transistors
in an integrated circuit is doubling approximately every
two years. In the FPGA design flow, the routing of nets (which
are a collection of two or more interconnected components)
is one of the most time consuming step. Hence, there is
a need to develop fast routing algorithms that tackle the
problem of the increasing numbers of transistors per chip,
and subsequently, the increased runtime of FPGA CAD tools.
This can be achieved in two ways. First, by parallelizing
the routing algorithms for hardware having multiple cores.
However, the pathfinder algorithm [8], which is one of the
most commonly used FPGA routing algorithm is intrinsically
sequential. Hence, this approach seems inappropriate for par-
allelizing all types of FPGA routing algorithms.
Second, instead of compiling the entire design together, the
users can partition their design, compile partitions progres-
sively, and then assemble all the partitions to form the entire
design. Some existing works have proposed this approach [9],
[10]. However, the routing resources required by one partition
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may be held by another partition, i.e. there is no guarantee
to have balanced partitions. In other words, in this approach,
there is a need to tackle the difficulties arising in sharing of
routing resources.
The authors in [2] overcome the limitations of existing
approaches by formulating the FPGA routing problem as an
optimization problem. Here, the objective function is linear
and the decision variables can only have binary values. Hence,
the FPGA routing problem is converted to a LP minimization
problem (LP is an optimization technique in which the ob-
jective function and the constraints are linear). In this LP, the
dependencies that prevent the nets from being routed in par-
allel are examined and relaxed by using Lagrange relaxation
multipliers. The relaxed LP is solved in a parallel manner by
the sub-gradient method and the Steiner tree algorithm, which
is called ParaLaR.
This parallelization gives significant speedups. However, in
this approach, the sub-gradient method is used in a standard
way that does not always gives feasible solution (i.e. some
constraints are violated). Further, by this approach, although
the metric of total wire length is reduced as compared to VPR
[1] (which is another commonly used algorithm for FPGA
routing), but the metric of minimum channel width needs to
be further improved.
There are many variants of the sub-gradient method and a
problem specific method gives better result. In this paper, we
use the same framework as for ParaLaR, but use an adapted
sub-gradient method. Our approach substantially solves the
above two problems. That is, as compared to results in [2],
the number of infeasible solutions and the minimum channel
width requirement both reduce by about 22% (which is same
as in VPR). As compared to VPR, we save about 20% in the
total wire length as well, which is the same improvement as
obtained in ParaLaR. Hence, our algorithm achieves minimum
value for all the three parameters. The critical path delay
for our algorithm is almost same as compared to VPR and
ParaLaR. On an average, we achieve relative speedups of 3
times when we run a parallel version of our algorithm using
4 threads.
The rest of this paper is organized as follows: Section
II describes the formulation of the FPGA routing as an
optimization problem. Section III explains the implementation
of our proposed approach. Section IV presents experimental
results. Finally, Section V gives conclusions and discusses
future work.
II. FORMULATION OF THE OPTIMIZATION PROBLEM
The routing problem in FPGA or electronic circuit design is
a standard problem that is formulated as a weighted grid graph
G(V,E) of certain set of vertices V and edges E, where a cost
2is associated with each edge. In this grid graph, there are three
types of vertices; the net vertices, the Steiner vertices, and the
other vertices. A net is represented as a set N ⊆ V , and set
N consist of all net vertices. A Steiner vertex is not part of
the net vertices but it is used to construct the net tree, which
is the route of a net (i.e. a sub-tree T of the graph G). A net
tree is also called a Steiner tree.
Fig. 1 shows an example of 4× 4 grid graph. In this figure,
the black color circles represent the net vertices; the gray
color circles represent the Steiner vertices; and the white color
circles are the other vertices. The horizontal and the vertical
lines represent the edges (as above, these edges have a cost
associated with them but that is not marked here). Two net
trees are shown by dotted edges.
The number of nets and the set of vertices belonging to
each net is given. The objective here is to find a route for
each net such that the union of all the routes will minimize
the total path cost of the graph G. The goal here is to also
minimize the channel width requirement of each edge. Both
these objectives are explained in detail below, after (1).
To achieve the above two objectives, the problem of routing
of nets is formulated as a LP problem given as follows [2]:
Minimize
xe,i
Nnets∑
i=1
∑
e∈E
wexe,i, (1)
Subject to
Nnets∑
i=1
xe,i ≤W, ∀e ∈ E,
Aixi = bi, i = 1, 2, ...Nnets
xe,i = 0 or 1.
This optimization problem minimizes the total path cost of
FPGA routing, where Nnets is the number of nets, E is the
set of edges, we is the cost/ time delay associated with the
edge e, xe,i is the decision variable that indicates whether an
edge (routing channel) e is utilized by the net i (value 1) or not
(value 0), xi is the vector of all xe,i for net i that represents the
ith net's route tree, Ai is the node-arch incidence matrix, and
bi is the demand/ supply vector. The inequality constraints are
the channel width constraints that restrict the number of nets
utilizing an edge to a constant W (which is iteratively reduced
as well; discussed later). The equality constraints guarantee
that a valid route tree is formed for each net, and these are
implicitly satisfied by our solution approach.
To find a feasible route for each net efficiently, the above
LP should be parallelized. There are two main challenges here,
which are discussed next.
Fig. 1. A 4× 4 grid graph.
A. The channel width constraints
The first challenge to parallelize the LP given in (1) is
created by the channel width constraints. These constraints
introduce dependency in the parallelizing process, and there-
fore, should be eliminated or relaxed (see [2] for further
details). The Lagrange relaxation [4] is a technique well
suited for problems where the constraints can be relaxed
by incorporating them into the objective function1. For our
problem, λe times the corresponding channel width constraints
are added to the original objective function to obtain the
modified LP. That is, we have the following [2]:
Minimize
xe,i,λe
(
Nnets∑
i=1
∑
e∈E
wexe,i +
∑
e∈E
λe
(Nnets∑
i=1
xe,i −W
))
,
(2)
Subject to Aixi = bi, i = 1, 2...Nnets.
xe,i = 0 or 1 and
λe ≥ 0.
This LP is independent of the channel width constraints, and
hence, it can be solved in a parallel manner. After rearranging
the objective function in (2), the above modified LP is given
as [2]
Minimize
xe,i,λe
(
Nnets∑
i=1
∑
e∈E
(we + λe)xe,i −W
∑
e∈E
λe
)
, (3)
Subject to Aixi = bi, i = 1, 2...Nnets.
xe,i = 0 or 1 and
λe ≥ .
In (3), (we + λe) is the new cost associated with the edge
e.
B. The choice of decision variable
The second challenge to solve the LP given by (1) or the
modified LP given by (3) is created by the decision variables
xe,i. These decision variables are restricted to take value
either 0 or 1 (as earlier, if the edge e is utilized by the
net i, then xe,i = 1 else xe,i = 0). Thus, this is a binary
integer linear program (BILP), which is non-differentiable, and
hence, cannot be solved by conventional methods such as the
Simplex method [11], the interior point method [12], etc. Some
methods to solve non-differentiable optimization problems
include sub-gradient based methods [3], the approximation
method [13], etc.
The sub-gradient based methods are commonly used algo-
rithms to minimize non-differentiable convex functions f(x).
These are iterative in nature that update the variable x as
xk+1 = xk − αkgk, where αk and gk are the step size and a
sub-gradient of the objective function, respectively, at iteration
k. In [2], the LP given in (3) is not solved directly by a
sub-gadient based method but only the Lagrange relaxation
multipliers are obtained by it. After this (i.e. after solving
Lagrange relaxation multipliers), the minimum Steiner tree
algorithm is used in a parallel manner for FPGA routing. Here,
the decision variables xe,i ∀i ∈ 1, 2, ..., Nnets can have only
binary values. Just using a sub-gradient method will not always
give binary solutions. Moreover, using a Steiner tree algorithm
helps us in achieving feasible routing (equality constraints are
implicitly satisfied).
1If this is not possible, then a Lagrange heuristic can be developed [14],
[15], [16].
3III. IMPLEMENTATION
There are many variants of sub-gradient based methods such
as the Projected sub-gradient method [3], the Primal-Dual sub-
gradient method [5], the Conditional sub-gradient method [6],
the Deflected sub-gradient method [6], etc. In [2], authors use
the Projected sub-gradient method, where the Lagrange relax-
ation multipliers are calculated as λk+1 = max
(
0, λk + αkh
)
.
Here, λk and λk+1 are the Lagrange relaxation multipliers at
the kth and the (k + 1)th iteration, respectively; and h ∈ gk,
i.e. a sub-gradient of the objective function given in (3) at the
kth iteration. Also, αk denotes the size of the step taken in
the direction of the sub-gradient at the kth iterative step, and
is updated as αk = 0.01/ (k + 1). This approach satisfactorily
parallelizes FPGA routing and gives better results over VPR
[1], but there are many inequality constraints that are violated
for some cases. Furthermore, the minimum channel width
requirement needs to be improved further.
In the formulated LP given by (1), we is constant ∀e ∈ E.
Therefore, minimizing the objective function (that is, the
total path cost of FPGA routing) automatically minimizes the
channel width (i.e.
∑Nnets
i=1 xe,i). We start with a constant
value of W , and then solve the optimization problem given
by (3). This gives us the total path cost and the channel
width
(
also the inequality constraints violation from (1), i.e.
max(0,
∑Nnets
i=1 xe,i − W )
)
. Next, we reduce the value of
W and again follow the above steps to obtain a better local
minima both for the total path cost and the channel width.
If we obtain a reduced channel width, then the inequality
constraints violation may reduce, increase or remain same.
Usually, it decreases. Therefore, the above two problems are
interlinked2.
In our proposed work, we overcome the deficiencies of
the existing approach of FPGA routing discussed in [2] by
appropriately calculating the Lagrange relaxation multipliers
and the corresponding step sizes. We implement three different
variants of sub-gradient based methods, namely, the Projected
sub-gradient method (as done in [2]), the Primal-Dual sub-
gradient method, and the Deflected sb-gradient method. The
difference among these variants include the different ex-
pression for the iterative update of the Lagrange relaxation
multipliers and the corresponding step sizes.
A. Our algorithm
Next, we discuss our algorithm that better exploits the prob-
lem properties. We use the Primal-Dual sub-gradient method
because the LP given in (3) is the Lagrange dual problem of
the LP given in (1), and hence, this method is a natural fit
here. That is, the Primal-Dual sub-gradient method is useful
because of the way the Lagrange relaxation multipliers are
updated. That is,
λk+1e = λ
k
e + α
k max
(
0,
Nnets∑
i=1
xe,i −W
)
, (4)
where
∑N
i=1 xe,i − W is a sub-gradient of the objective
function at the kth iteration (the partial derivative of the
objective function in (3)), and λ0e = 0 ∀e ∈ E is the most
general initial guess [4].
2For further detail, please see Section 3 of [2].
Let us now compare (4) with the update given in the
Projected sub-gradient method (as discussed in the above
paragraphs). For both the methods, if the inequality constraints
are violated at the kth iteration, then the Lagrange relaxation
multiplier at the (k+1)th iteration is incremented by αk times
the sub-gradient of the objective function at the kth iteration3.
Otherwise, for the Primal-Dual sub-gradient method, the value
of the Lagrange relaxation multiplier at the (k+1)th iteration
is the same as the kth iteration, while for the Projected sub-
gradient method, it may change. In general, this works better
because, if there is no constraints violation at the kth iteration,
then the Lagrange relaxation multiplier at the (k + 1)th
iteration should remain the same.
Next, we discuss the choice of the step size. If the step size
is too small, then the algorithm would get stuck at the current
point, and if it is too large, the algorithm may oscillate between
any two non-optimal solutions. Hence, it is very important to
select the step size appropriately. The choice of step size can
be either constant in all the iterations or can be reduced in each
successive iteration. In our proposed scheme, the computation
of step size involves a combination of the iteration number as
well as the norm of the KKT operator (Karush-Kuhn-Tucker
operator) of the objective function at that particular iteration
[6] (instead of using the iteration number only, as given in
[2]). This ensures that the problem characteristic is used in
the computation of the step size. That is,
αk = (1/k) /
∥∥T k∥∥
2
,
where k is the iteration number, T k is the KKT operator for
the objective function of (3), and
∥∥T k∥∥
2
is the 2-norm of T k.
The sub-gradient based methods are iterative algorithms,
and hence, we need to check when to stop. There is no ideal
stopping criterion for sub-gradient based methods, however,
some possible measures that can be used [3] are discussed
below (including our choice).
• If at an iteration k, gk ≤ 0 and λkgk = 0, then we obtain
the optimal point. Therefore, we stop here. However, this
stopping criteria is achieved only if strong duality holds
but, in case of our problem, there is weak duality4.
• Let at iteration k, f∗ and fkbest are the optimal value
and the best possible value, respectively, of the objective
function, then the sub-gradient iterations can be stopped
when |fkbest − f
∗| ≤ ǫ (where ǫ is a very small positive
number). In this criteria, the optimal value of the objective
function is required in advance, which we do not have.
• In diminishing step size, as discussed at the start of Sec-
tion III, when the step size becomes too small, the sub-
gradient method would get stuck at the current iteration,
and hence, we can stop sub-gradient iterations. However,
for our problem, there is no proper criteria for deciding
the lower limit of the step size.
As any of the above stopping criteria do not suit us, we stop
our algorithm after a sufficient and fixed number of iterations,
as used in [2].
IV. EXPERIMENTAL RESULTS
Using the earlier algorithm, we perform experiments on
a machine with single Intel(R) Xeon(R) CPU E5-1620 v3
3For the Primal-Dual sub-gradient method this is obvious. For the Projected
sub-gradient method, λk , αk , and h all would be positive.
4Detail of strong and weak duality can be found in [6].
4running at 3.5 GHz and 64 GB of RAM. The operating system
is Ubuntu 14.04 LTS, and the kernel version is 3.13.0-100. Our
code is written in C++11 and compiled using GCC version
4.8.4, and the resulting compiled code is run using different
number of threads. We compare our method with VPR [1]
and ParaLaR [2]. For comparison purpose, VPR 7.0 from the
Verilog-to-Routing (VTR) package and ParaLaR are compiled
using the same GCC version. Some parameters in the input-
output pad and the configuration logic blocks (CLBs) of VPR
and ParaLaR are modified to run them identical to our model.
We test on MCNC benchmark circuits [7], which range from
small sized to large sized logic blocks. We use an upper limit
of 50 for the number of iterations of the sub-gradient method.
In Table I, we compare the total path cost, the channel
width, and the critical path delay (in nanoseconds) as obtained
by our algorithm with VPR and ParaLaR. For sake of easy
comparison, we call the total path cost as the total wire
length here. These metrics are independent of the number of
threads used, therefore, here we do not present the results
for different number of threads (which is discussed in the
following paragraph). If we look at the total wire length, then
our algorithm gives average savings of 20.13% over VPR,
which is the same as for ParaLaR. If we look at the channel
width, then our algorithm gives 22.12% improvement over
ParaLaR, which is the same as for VPR. Recall, the constraints
violation is the difference of the channel width and the input
W. Hence, this improves proportionally to the channel width
improvement. Hence, our algorithm achieves minimum value
for all the three parameters.
Unfortunately, minimizing the channel width and total wire
length causes our algorithm to incur some extra cost (very
less) in terms of critical path delay. We can see from Table I
that this delay for our algorithm is on an average only 1.95%
higher than that of VPR, and on an average 3.87% higher than
that of ParaLaR. Hence, our algorithm incurs very little cost
in terms of time.
Recall, the underlying goal of [2] and us (we improve
the algorithm in [2]) is to efficiently parallelize the routing
process. Hence, next we report results when using different
number of threads in Table II. The benchmark dataset used is
the same as discussed in the earlier paragraph (first column
in Table II). Columns second through sixth give the absolute
runtime and the remaining columns give the relative speedups.
The speedup of execution with n threads is calculated as
Speedup =
Execution time with n threads
Execution time with 1 thread
.
The symbols 1X, 2X, 3X, 4X in Table II refers to the execu-
tion of our algorithm with 1, 2, 3 and 4 threads, respectively.
We can observe from this table that our algorithm (when we
run it using 1 thread) is 2.16 times faster than that of VPR.
It can also be observed from this table that when we use our
algorithm with 2 threads, on an average, speedups of upto 1.78
times are obtained over the single thread execution. Similarly,
using 3 threads, on an average, speedups of upto 2.29 times,
and when using 4 threads, on an average, speedups of upto
2.95 times are observed.
We also calculate the speedup of ParaLaR, and compare
it with our proposed method. We achieve almost similar
speedups, and hence, we do not report this data here. Thus, our
proposed method achieves similar parallelization as compared
to ParaLaR.
V. CONCLUSIONS AND FUTURE WORK
In this work, we extend the work of [2] in proposing a more
effective parallelized FPGA router. We use the LP framework
of [2] and use the Primal-Dual sub-gradient method with
better update of the Lagrange relaxation multipliers and the
corresponding step sizes.
Experiments on the standard benchmarks show that using
our algorithm gives improvements of upto 22% in the standard
metric of the minimum channel width as compared to ParaLaR
[2], our parent algorithm (which is the same as in VPR [1],
another standard algorithm). This proportionally reduces the
constraints violation, which was a problem in ParaLaR. We
achieve the same total wire length (another standard metric)
as ParaLaR. This is 20% better than the corresponding data
for VPR. Hence, our algorithm achieves minimum value for
all the three parameters. Our algorithm incurs very less extra
timing cost in terms of the critical path delay, and executing
it in parallel gives speedups of upto 3 times with 4 threads
(over our serial implementation).
The Lagrange relaxation technique that we use, is not
always guaranteed to satisfy the corresponding constraints
(as observed in Sections III and IV). Hence, one future
direction is to develop a Lagrange heuristic [14]–[16] specific
to our problem to avoid this behavior. Another future direction
involves experimenting on the Titan benchmark [17].
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